An approach to reduce the power consumption during signature analysis

Abstract

Power consumption of digital systems may increase significantly during testing. In this paper power consumption of the LFSR-based signature analysis register for scan-based BIST schemes is analysed. To reduce the power consumption of BIST scheme an alternative signature analyser is proposed. This solution can be easily integrated into an existing design flow and does not have any negative impact on test speed and system speed.