Graph models for estimation of power consumption of logic circuits

Abstract

The problem of estimation of the projected power, consumed by the CMOS sequential circuits, by means of its simulation is discussed. The task of forming test sequences of input actions to estimate the average circuit switch activity is considered. Graph models of sequential circuits allowing to formalize the process of generating test sequences are suggested.