

A NEW TECHNOLOGY OF FABRICATING OHMIC METAL-SILICON CONTACTS

Yu.P.Snitovsky, S.F.Senko

Physical-Technical Institute of National Academy of Sciences of Belarus

10 Kuprevich St., Minsk 220141, Belarus

Tel: +10-375-017- 2636478, Fax: +10-375-017- 2637693, E-mail: phti@ns.igs.ac.by

Results of performing dry cleaning, doping of silicon in BF_3+H_2 and $\text{BF}_3+\text{H}_2+\text{CF}_4$ plasma during fabrication of ohmic constants in equipment having the same hardware configuration have been considered based on the concept of a closed manufacturing system

Introduction

Ultra clean technology (ultra clean processing environment, ultra clean wafer surface, perfect process parameter control) is a crucial factor in developing high-quality processing technology for future VLSI fabrication [1,2].



In the previous articles the critical problems required for high quality processing for VLSI manufacturing were discussed in detail based on experimental data and models of the processes using support of charges on the surface of semiconductor p – (n) – type in contact with plasma [3,4].

The aim of the present work is to study the effect of dry cleaning and doping of Si wafer in (BF_3+H_2) and $(\text{BF}_3+\text{CF}_4+\text{H}_2)$ plasma on the contact resistance of Mo/p^+ – silicon contacts.

I. Experimental

The films of Mo were made using a model УПР–1 production plasma sputtering system. The films were deposited in the following way.

First, wafer are etched by F^* , H^* (BF_3+H_2 or $\text{BF}_3+\text{CF}_4+\text{H}_2$) plasma in the vacuum chamber at the pressure of $(5 - 6) \cdot 10^{-2}$ Pa, and the potential of 30 – 150 V.



Addition of CF_4 is known to provide reduced doping of silicon by B and decreased lattice imperfections density.


Second, wafer are doped by B and at the same time are covered by Mo at the potential of target equal to 2-3 kV.

II. Results

We have found that the Mo/p^+ silicon contact resistance was reduced by the process in which wafer are etched in the mixture of 75% BF_3 +25% H_2 and 55% BF_3 +20% CF_4 +25% H_2 (Table, processes 4, 5).

Dry cleaning, doping of silicon by B and cathode sputtering of Mo in a closed manufacturing system in which wafers go through all fabrication processes in isolation from the air reduce the Mo/p^+ silicon contact resistance to 0,02 Ω (process 4) and to 0,01 Ω (process 5) as compared with the processes 1,2,3 [4],6 [2].

In our processes the presence of H_2 in plasma prevents formation of polymer film $(-\text{CF}_2-)_x$ making worse the quality of Mo-silicon contact:



Reducing of BF_3 in $\text{BF}_3+\text{H}_2+\text{CF}_4$ plasma has no effect on decreasing F^* , because CF_4 is their source, that is why the rate of cleaning of contact windows and its quality are not lowered.

Moreover we have found that the SiO_2/Si etching selectivity in plasma (process 5) is 6 times higher than that in CF_4 plasma (process 2). The mechanism of drastical reducing of contact resistance Mo-Si is discussed.

Table
The effect of treatments of Si wafer on the contact resistance of Mo-Si system

Process	Treatment Type	Contact Resistance $\text{Mo/p}^+\text{Si}, \Omega$
1	Without treatment, only cathode Mo sputtering in Ar plasma	0.40
2	a) Dry cleaning at plasma CF_4 ; b) Cathode Mo sputtering in Ar plasma	0.27
3	Dry cleaning, doping and cathode Mo sputtering in BF_3 plasma	0.10
4	Dry cleaning, doping and cathode Mo sputtering in BF_3+H_2 plasma	0,02
5	Dry cleaning, doping and cathode Mo sputtering in $\text{BF}_3+\text{H}_2+\text{CF}_4$ plasma	0,01
6	a) Wet chemical cleaning in $\text{H}_2\text{O}_2 : \text{NH}_4\text{OH} : \text{H}_2\text{O} = 3:3:7$ b) Heating to 550K, annealing for 40 min, pressure of $1 \cdot 10^{-4}$ Pa c) Wet chemical cleaning in $\text{H}_2\text{O}_2 : \text{NH}_4\text{OH} : \text{H}_2\text{O} = 3:3:7$ d) Wet chemical cleaning in 1% HF	0,07

Conclusion

It appears that the application of new technology for fabrication of ohmic contacts to silicon makes it possible to develop a high-quality process technology for semiconductor devices fabrication.

References

1. Ohmi T., Shibata T. Microelectronic Engineering. 1991. - V.10. P. 177.
2. Snitovsky Yu.P., Portnov L.Ya. 12th International Colloquium on Plasma Processes (CIP'99). Antibes-Juanles-pins. France, 6-10 June (1999)
3. Snitovsky Yu.P., Danilyuk A.L. Russian Microelectronics. - 2001. - V.30. - N3.
4. Danilyuk A.L., Nareiko A.T., Snitovsky Yu.P. Plasma Physics and Plasma Technology (PPPT-3). Contributed papers. III International Conference. – Minsk, Belarus, September 18-22, 2000. – V. 11. – P. 692.